

디지털 논리 회로 설계

(VHDL) Assignment-1


로봇공학과

2024003072

박수빈


1. not_gate (.vhd) VHDL code

- 입력 a - (not 연산 y <= not a) - 출력 y




2. VHDL Entity 생성

- 저장된 code (.vhd) 파일을 불러와 entity 생성




3. not gate (.circ)

- 생성된 not gate에 Input Pin (a)와 Output Pin (y) 연결, 회로 완성




4. Simulation

- VHDL Simulation 실행.
- NOT gate 동작 확인



a=0일 때 y=1 출력



a=1일 때 y=0 출력 (손가락 도구로 a를 클릭하여 입력값 변경)